

A REVIEW: FIR FILTER OPTIMIZATION USING MCM AND CSE METHOD

¹Pankaj Gupta, ²Mandeep Kaur

¹Research Student, ²Assistant Professor

Department Of Electronics and Communication Engineering,
Punjabi University Patiala.

Email: ¹pankugupta91@gmail.com, ²ermandeep0@gmail.com

Abstract- Complexity of many digital signal processing (DSP) systems reduced by a Multiple Constant Multiplication (MCM) operation. For the better performance of digital signal processing systems, Multiple Constant Multiplication (MCM) operation is not sufficient. To get better results some other operations are used with MCM. Thus, this paper introduces a Common Sub expression Elimination (CSE) operation with MCM operation. With the help of these techniques problems in the optimization of finite impulse response (FIR) filter design can be solved by decreasing the number of operators. Using These Techniques show the efficiency by reducing area when compared to previously used algorithms designed.

Keywords- FIR, MCM, CSE, CSD, BSD

1. Introduction

FIR filters are inherently stable and require no feedback. Major factors that influence the choice of a specific realization are computational complexity, memory requirements and finite word length effects. Filter optimization is the process of designing a signal processing filter that satisfies a set of requirements. The purpose is to find optimization of the filter to acquire each of the requirements to make the filter sufficient stable and useful. Optimization of FIR filters are done by reducing the area, power etc by using different algorithm. Area is reduced by minimizing the number of addition/subtraction operators. This can be only done by using MCM and CSE Techniques. The multiple constant multiplication (MCM) is defined as a technique to find out the minimum number of addition and subtraction operations required for the multiplication of multiple constants by an input variable. The CSE is defined as a technique to find out the minimum number of addition and subtraction operators by taking operators as common.

2. Algorithm

Multiplier Constant Multiplications is a straightforward way of realizing the constant multiplications under a shift-adds architecture. [6] It is first to define the constants under a particular number representation, and second, for the non zero digits in the representation of the constant, is to shift the input variable according to the digit positions and add/subtract the shifted variable with respect to the digit values. As a simple example, consider the constant multiplications $29x$ and $43x$. Their decompositions in MCM are listed as follows [8]

$$29x = (11101) \text{ bin } x = x + x + x + 2x + 2x + 3x + 3x + 4x$$



$$43x = (101011) \text{ bin } x = x \ll x + 5 \ll x + 3 \ll x + 1$$




Fig 1.MCM (6 Adders)[3]

In CSE, take 101 and 11 as common, to reduce the number of operators.




Fig 2.MCM with CSE (4 Adders)[3]

3. Previous Work

To reduce the number of operators, firstly use a Common Sub expression Elimination (CSE) algorithm with a based on the Canonic Signed Digit (CSD) representation of filter coefficients for implementing low complexity FIR filters.[7] In Canonical signed digits it's difficult to deal with "+" and "-"[1]. Thus a Multiple constant multiplications were represented using the binary signed digit number(BSD) system which gives a better performance over Canonical Signed Digits (CSD).In BSD, each digit associated with a sign,+ve or -ve.

For Example,7 is represented as 0111 in binary form. By using BSD

$$(1\ 0\ -1\ 1) = 8 - 2 + 1 ; \quad (1\ 0\ 0\ -1) = 8 - 1$$

Thus BSD show Redundancy [4]. Without deal with digits, Digit-serial MCM design is used that offers alternative low complexity MCM operations at the cost of an increased delay. In digital-serial, processing will be bit by bit. So more time is required. It was a Tradeoff between time and Area [3].After this, a use of MCM with Adder graph which reduces more the no of operators but there is no rule in adder graph to common block which create difficulty and take more time to solve the problem[2]. To overcome this problem, bits based adder tree are used in algorithm.



An Adder Tree by Greedy Scheduling Algorithm and Bit Level resource optimal adder tree are used to minimize the number of operators or to minimize the height of an adder tree by using a less number of operators.

For Example, x




Fig 3. Adder Tree by greedy scheduling algorithm [5]
x




Fig 4. Bit Level resource optimal adder Tree [5]

Both have same procedure but the difference is that second layer of tree has only 7 bits in bit level as compared to 14 bits are in greedy scheduling algorithm. This wider bit width signal requires higher hardware cost when input is given to next layer of operators. Secondly, subtractions with shift reduces the cost of hardware. In Bit Level more number of subtractor operators are used as compared in greedy scheduling algorithm [5]. Further, it is observed that MCM had been on more effective common sub-expression elimination, which sums up the computed sub-expressions for each coefficient, largely omitted.

4. Conclusion



Various methods for reducing the area are studied from research and review papers. The principle reason for the reducing area is optimization of FIR filters. It can be done by using efficient Techniques MCM and CSE which gives the better performance of FIR filters. These techniques will help in reducing the area by using less number of additions/subtract operators. If the area will decrease then it's easy to deal with large system where numbers of filters are used. By reducing area system will become more reliable.

References

1. S.Vijay,A.P.Vinod,Edmund M-K.Lai, "A Greedy Common Sub expression Elimination Algorithm for Implementing FIR Filters" in Proc. IEEE ISCAS,May 2007,pp.3451-3454
2. Oscar Gustafsson,"A Difference Based Adder Graph Heuristic for Multiple Constant Multiplication Problems" in Proc.IEEE ISCAS, May 2007, pp.1097-1100
3. L.Aksoy,C.Lazzari,E.Costa,P.Flores,and J.Monteiro,"Design of digit-serial FIR Filters: Algorithms,architectures,and a CAD tool,"IEEETrans.Very Large Scale Integration (VLSI) Syst.,vol.21, no.3,pp. 498-511,Mar.2013
4. Firas Al-Hasani, Michael P.Hayes, Andrew Bainbridge-Smith,"A Common Sub expression Elimination Tree Algorithm"IEEETrans.ckts.Syst.I, vol.60, no.9, pp.2389-2400, September 2013
5. Yu Pan and Pramod Kumar Meher,"Bit-Level Optimization of Adder Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation"IEEEtrans.ckts.syst.I, vol.61, no.2, pp.455-462, Februray 2014
6. Wen Bin Ye and Ya Jun Yu,"Bit-Level Multiplierless FIR Filter Optimization Incorporating Sparse Filter Technique"IEEEtrans.ckts.syst.I, vol.61,no.11,pp.3206-3215,November 2014
7. Michael A.Soderstrand ,Louis G.Johnson,HaryArichanthiran,MezbaulD.Hoque and Raja Elangovan,"Reducing Hardware Requirement In FIR Filter Design" inProc.IEEE ISCAS,2000,pp.3275-3278
8. Levent Aksoy,Eduardo Costa and Paulo Flores,JoseMonteiro,"Multiple Tunable Constant Multiplications :Algorithms and Applications" in Proc.IEEEISCAS,November 2012,pp.473-479
9. M.B.Gately , M.B.Yeary , and C.Y.Tang ,"Multiple real-constant multiplication with improved cost model and greedy and optimal searches,"inProc.IEEE ISCAS, May 2012,pp.49-52

